This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. OTPE Application Serial No.: 09/295,431 1/61 MAR 0 8 2004 RACE WILL 1c 1d 1a · 1b 3 24e/24f 28a 28b 24c 26b 26c

FIG._1

2/61





FIG._2

MAR 0 8 2004



"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al.

Application Serial No.: 09/295,431

3/61




FIG._4-1

MAR 0 8 2004





FIG._5-1



"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 MAR 0 8 2004 5/61 RACEWEEK 1c 1d 1a· 1b 13 -24e_24f 28a _{28b} 26b 36b 36a 24d

FIG._6






FIG._7





FIG._8












FIG._10









"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 11 / 61 160 20 124c 154, 156 160 113、 20, 124f-100 154 124d\ 112, 124a 164 124a




FIG._22





FIG._23



"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al.

Application Serial No.: 09/295,431






FIG._25





FIG._26

"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 14 / 61 161-162 -VIA-626 121 159 -27 FIG._27 158 626 158-VIA-627 -627 121 ~159 I 157 **^27** 12-FIG._28 627 124-VIA ~ 626 \ 158 121 -159 I 157 27 FIG._29 627 VIA - 626. 158 -121 -159 *I* 157 -27 FIG._30


"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. MAR 0 8 2004 Application Serial No.: 09/295,431 BETT PACITIVITY 15 / 61 280 LD 102 112 10" 10" 10" 32 ₹_{224f} 224g 224d 200 224e 210 224c FIG._31 224a 32





"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 17 / 61 20 FIG._32-1 200 12 --36 10" 20" 30' 237 226 238 235 228 232-212-160 210-

OIPE

MAR 0 8 2004







MAR 0 8 2004 EN RACEDIA

"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al.

Application Serial No.: 09/295,431







FIG._36










FIG._37-4






FIG._38




FIG._39




FIG._40




FIG._41

MAR 0 8 2004

MAR 0 8 2004

MAR 0 8 2004

351

"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431




FIG._42




FIG._43




FIG._44









FIG._45

















ERADEMIN


"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al.


Application Serial No.: 09/295,431




















"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 MAR 0 8 2004 27 / 61 504 508 503 30(g) 502 200 510 - 511 506 z – connection 511 Microlens 510 506 trooper francis 501 Electrical **Z** – Connection 504 Grating of Partial Reflection Waveguide 503 · 508 FIG._69





FIG._70




MAR O 8 2004


MAR O 8 2004

MAR O 8 2004


"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431



"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al.




31 / 61




(EPITAXIAL GROWTH AND PATTERNING)

FIG._74

MAR 0 8 2004





"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 32 / 61 23' .23 620 620 -23, 23' 23 -24 24 -21 21 12

FIG._78 (CORE PATTERNING)




FIG._79 (CLAD COATING)

Optical Interconnections and Methods for Making"
Inventors: Tetsuzo Yoshimura, et al.
Application Serial No.: 09/295,431

33 / 61


TOP ELECTRODE
(CONTACT METAL/Au/W)


TAPERED i (INTRINSIC)
EPITAXIAL LAYER (~CORE)


GaAs SUBSTRATE


FIG._82
(EPITAXIAL GROWTH)


"Multi-Layer Opto-Electronic Substrates with Electrical and





















































FIG._110












FIG._112







FIG._116
















"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making"
Inventors: Tetsuzo Yoshimura, et al.
Application Serial No.: 09/295,431

48 / 61

Connector


OE-Film


Waveguide


Chip


Curving Part

FIG._121











MAR 0 8 2004 Re


"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431


52 / 61 27 P12611 Sn 0.5 (Bonding Metallurgy) Unit : µm Ni 0.3 / Ni 0.3 -Cu 2 450 50 Connect to GND or VDD Via 100 p, n-Contact


"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al.
















"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 59 / 61 OE PCB Connection .10x10 µm² E PRACE OE MCM /CSEL 50x50 µm² Chip/CSP/MCM OE - film - DW OE - film - W OE - film - DW (V) F - PI - Waveguide L/S = 5 μm/5 μm 0E - film - W Chip/CSP/MCM 10x10 µm² Connection **Photodetector** 5x5 μm² L/S =30 µm /30 µm

"Multi-Layer Opto-Electronic Substrates with Electrical and Optical Interconnections and Methods for Making" Inventors: Tetsuzo Yoshimura, et al. Application Serial No.: 09/295,431 OE-Film-W Mother Board 60/61 OE-Film-W BATTE TRACE OE-Film-D Mother Board OE-Film-D Chip Chip **Photodetector Photodetector** Electrical-MCM Z-Connection Z-Connection Waveguide SEL VCSEL Mother Board -

